Abstract-We propose a semi-empirical graphene field-effecttransistor (G-FET) model for analysis and design of G-FET-based circuits. The model describes the current-voltage characteristic for a G-FET over a wide range of operating conditions. The gate bias dependence of the output power spectrum is studied and compared with the simulated values. Good agreement between the simulated and the experimental power spectrums up to the third harmonic is demonstrated, which confirms the model validity. Moreover, S-parameter measurements essentially coincide with the results obtained from the simulation. The model contains a small set of fitting parameters, which can be straightforwardly extracted from S-parameters and dc measurements. The developed extraction method gives a more accurate estimation of the drain and source contact resistances compared with other approaches. As a design example, we use a harmonic balance load-pull approach to extract optimum embedding impedance values for a subharmonic G-FET mixer.
A Large-Signal Graphene FET Model I. INTRODUCTION G RAPHENE field-effect transistors (G-FETs) are now approaching millimeter-wave operation. G-FETs with intrinsic cutoff frequency f T of more than 100 GHz have been demonstrated [1] , [2] . Several circuits, including frequency doublers [3] , [4] , fundamental frequency mixers [5] , [6] , and a subharmonic frequency mixer [7] based on G-FETs, have been presented at microwave frequencies. Moreover, a waferscale graphene monolithic microwave integrated circuit mixer has been demonstrated [8] . Hence, in the near future, systemlevel graphene integrated circuits are a possible reality. Consequently, there is a demand for a device model that can predict a G-FET's behavior based on its basic transport parameters and can be implemented in standard circuit simulator programs.
Device models can be divided into two major groups, namely, physical models and empirical models. Physical models are important in the early stages of device development, and they provide better understanding of the device behavior based on its carrier transport parameters. Several physical models for G-FETs have been demonstrated [9] [10] [11] [12] . However, since the physical models are based on device physics, they are usually too intricate for circuit-level modeling. They are neither fast nor easily implemented for use in circuit design tools. Empirical (semi-empirical) models can provide acceptable accuracy with less calculation time, and they can be implemented in standard electronic design automation (EDA) tools. Recently, several models for G-FETs have been proposed [13] [14] [15] . These models can describe the current-voltage characteristics. However, they utilize the same carrier mobility for electrons and holes and the same contact resistance independent of the carrier type in the channel. Due to the substrate effect, the carrier mobility differs for electrons and holes [7] , [16] . Moreover, because of the charge transfer between graphene and metal contacts, G-FETs generally experience different contact resistances depending on the carrier type in the channel [18] . Consequently, there is an asymmetry in the transfer characteristic of G-FETs, particularly for short gate-length devices. The above models cannot predict this phenomenon. Lately, an empirical model for a short-channel Si MOSFET has been used to model G-FETs [17] . It allows the calculations of I-V characteristics. Nevertheless, the model uses the same carrier mobility for both electrons and holes. Up to now, all the proposed models are only validated by dc measurements. RF characterization methods, particularly power spectrum analysis, reveal more details about the model accuracy, and this validation method is missing in all previous proposed models. In this paper, we utilize the semi-empirical square-root charge-voltage relation and present an analytical model for GFETs [19] . This model is derived for a single-layer zero-bandgap graphene, and it can accept different electron and hole mobility values. The model reflects the inherent symmetry of the intrinsic G-FETs, and it is similar to the model developed for HEMTs and MOSFETs [20] . Moreover, it can take into account the asymmetric contact resistance for the n-and p-type channels. The model has only a few fitting parameters, and parameter extraction is performed by means of both S-parameters and dc data. It is experimentally verified for a G-FET under both dc and RF operation. RF verification includes S-parameters and power spectrum measurements. The results agree well with the model. Furthermore, as a design example, a load-pull harmonic balance simulation is performed to extract optimum embedding impedance values for a subharmonic G-FET mixer [7] .
II. DEVICE MODEL

A. Intrinsic Device
The objective of this paper is to develop a closed-form largesignal analytical model for the G-FET, which can be utilized in EDA tools for designing and analyzing G-FET circuits. Since the intrinsic device of the equivalent circuit (see Fig. 1 ) has three terminals, i.e., gate, drain, and source, it is possible to express the drain current I ds as a function of any two voltages between these terminals. We select V gs and V gd as independent variables because of the symmetric structure of the G-FETs and since the drain and source are interchangeable. In order to distinguish between intrinsic and extrinsic voltages, capital letters are used for the latter case, i.e., V GS .
The type of majority carriers in the G-FET channel can be determined depending on which quadrant of the V gs −V gd plane the device bias is: The carriers are electrons for (V gs > 0, V gd > 0), both electrons (near the source) and holes (near the drain) for (V gs > 0, V gd < 0), both electrons (near the drain) and holes (near the source) for (V gs < 0, V gd > 0), and holes for (V gs < 0, V gd < 0) (see Fig. 2 for the illustration). The current in the channel can be expressed as
where n(x), v drift (x), L, and W are the carrier density, the carrier velocity, the channel length, and the channel width, respectively. Carrier density n(x) should be equal to the thermally generated carriers n th (8 × 10 10 cm −2 at T = 300 K) for disorder-free graphene layer at zero gate voltage. However, the measured data show that the carrier concentration at zero gate voltage is higher than n th [19] . This is due to the charge impurities located at the graphene/dielectric interface or inside the dielectric, generating extra carriers (electrons or holes) in the graphene layer [21] . This effect is modeled in [19] by the following semi-empirical charge-voltage relation:
where n 0 is the residual carrier density due to disorder and thermal excitation. This is the minimum charge concentration of the graphene layer, and C = (C gs + C gd )/(LW ) is the gate capacitance per area. The total gate capacitance consists of the gate oxide capacitance C ox in series with the graphene quantum capacitance C q . In this model, since C q C ox , the effect of C q is ignored. This is valid except for ultrathin gate dielectrics [24] . We note that the above equation reduces to the familiar n(x) = C × V (x)/q at high gate voltage and to n = n 0 at zero gate voltage.
Moreover, the carrier drift velocity is approximated by the following velocity saturation model [22] , [23] :
where v sat is the saturation velocity of the carrier, μ is the carrier mobility, and m is a fitting parameter. v sat depends on carrier concentration in this model with v sat (n) = v F β/ √ n, where v F = 10 8 cm/s and β relates to the optical phonon wavelength of the dominant scattering phonon and for graphene on SiO 2 β = 4 × 10 5 cm −1 [13] . The above expression is valid for n > 1.1 × 10 11 cm −2 [23] , where the minimum value of n is n 0 . To the best of the authors' knowledge, the minimum reported value of n 0 is 2.2 × 10 11 cm −2 [19] in supported and top-gated graphene. With this range of n 0 , v sat < v F , although, generally, the quoted values of n 0 are significantly higher. We also assume constant carrier mobility for electrons and holes (μ e and μ h ).
In the first quadrant (
For simplicity, the velocity saturation value at the average gate voltage is used in the above expression
where Q 0 (q × n 0 ) is the residual charge density. In order to simplify the equation notation, the following unitless function is defined:
and definingV gs = V gs /V 0 andV gd = V gd /V 0 , where V 0 = Q 0 /C, and therefore
In the second quadrant (V gs > 0, V gd < 0), there is a point in the channel (x = L 1 ) where the voltage is the same as the gate voltage. At this point, the type of majority carriers changes from electrons to holes, i.e.,
After integration, we have
In the third quadrant (V gs < 0, V gd > 0), using the same procedure as before and finally, for the fourth quadrant (V gs < 0, V gd < 0), we have
The above equations describe I ds based on V gd and V gs in different quadrants. We combine the above equations and write I ds for all bias conditions as
where Θ(x) is the step function. Fig. 3 shows a contour plot of the drain current of a G-FET based on intrinsic V gs and V gd with μ e = 2000 cm 2 /Vs, μ h = 2400 cm 2 /Vs, n 0 = 6 × 10 11 cm −2 , L = 1 μm, and m = 1. In the above expressions, we assume that there is no unintentional charging (doping) in the channel, i.e., V Dirac = 0 at low drain voltages (V ds 1). Hence, in order to include this effect, the above equation should be modified by putting V gs − V Dirac and V gd − V Dirac instead of V gs and V gd , respectively.
The convergence of some simulation techniques such as harmonic balance and transient analyses requires continuous first-and second-order derivatives [25] . Consequently, the model should have continuous high-order derivatives. Since f (x, y) has high-order partial derivatives
, by replacing Θ(x) with a smooth analytic function in (13) , I ds will have high-order continuous derivatives. For this reason, Θ(x) U (x) = (1 + tanh(x/V 1 ))/2 where V 1 is a fitting parameter.
Finally, from the above equations, the transconductance
of the intrinsic device can be approximated in the different quadrants as
From the above equations,
B. Drain and Source Resistance Model
Measurement data [18] , [26] show that there is a difference in the conductivity of G-FETs depending on whether the majority carriers in the G-FET channel are electrons (V gs > 0, V gd > 0) or holes (V gs < 0, V gd < 0). This effect mainly comes from the charge transfer between the graphene and the metal contact. The charge type can be electrons or holes depending on the work function of the deposited metal [27] . When the carrier type of the G-FET channel is the opposite of the charge in the metal-graphene contact, a p-n barrier is formed and adds an extra resistance [28] . For submicrometer gate-length G-FETs, this phenomenon dominates the whole channel resistance [2] , [26] . Therefore, including this term is necessary for G-FET modeling. In order to model this effect, we add a carrierdependent term to the drain and source resistors
In the above expression, when the majority carriers in the G-FET channel are electrons, an extra resistance R exto appears in the drain and source resistances, and V 2 is a fitting parameter. Since the metal-graphene contact scales with the contact width rather than with the contact area [28] and the drain and source have the same contact width, we can assume that
Since, in the large-area graphene, there is no band gap, the contact resistance becomes more critical as the gate length decreases. The main effect that can be seen in very short gatelength (L g < 100−150 nm) G-FETs is that, by changing the gate voltage, the current variation for n-(p-) channel becomes much smaller than the current variation for p-(n-) channel [2] , [29] . In other words, a G-FET behaves similar to a unipolar FET. A high value of R exto can be used for modeling the above effect. In addition, in [30] , it has been shown that the saturation velocity is almost independent of the gate length, whereas the carrier mobility generally decreases when reducing the gate length.
III. PARAMETER EXTRACTION
Device parameters are extracted from both dc and S-parameter measurements. The measured S-parameters are used in order to extract the extrinsic parasitic elements and the intrinsic capacitors (see Fig. 1 ). For parasitic elements, the S-parameters of the open and short structures are needed. In conventional FETs, the open and short structures are obtained by biasing the device under the forward-biased gate and pinched off current, respectively (V DS = 0, cold-FET technique) [31] , [32] . However, the G-FET channel cannot be pinched off. Consequently, the method must be modified for the G-FET. As described in [2] , "open" and "short" structures with identical layouts, excluding graphene, are used to de-embed the parasitic elements and calculate the intrinsic elements by
However, since the "open" and "short" structures do not include graphene in the channel, the parasitic drain and source resistances achieved by this method do not include the contact and access resistances. These resistances are the main contributions to the parasitic resistances, and as a result, this method underestimates the contact resistances. For example, in [2] , the extracted drain and source resistances for graphene of about 3-μm width are 13.9 Ω (42 Ω · μm) and 2.4 Ω (7 Ω · μm), respectively. These values are more than an order of magnitude lower than the lowest reported contact resistance for a single-layer graphene at room temperature (500 Ω · μm) [28] . Consequently, we modify the method as follows. (8) and (12) can be written
, respectively, and as a result, the drain-to-source resistance becomes
for V gs V Dirac and
for V gs V Dirac , where α μ e,h = L/(W μ e,h Q 0 ). By fitting the R ds profile with the above equations, R d and R s (R 0 and R exto ), as well as α μ e,h and V 0 , can be extracted.
3) The capacitors of the intrinsic device can be obtained by biasing the gate voltage of the G-FET at the minimum conductivity (V gs = V Dirac ) and measuring the S-parameters. Since the device is biased at V Dirac , transconductance g m becomes zero. The parasitic elements obtained from the previous sections can be de-embedded [33] , and the remaining small-signal model is depicted in Fig. 4 . It can be shown that
where Y is the admittance matrix of the structure in Fig. 4.  4) The rest of the parameters are calculated as follows:
IV. RESULTS
The model has been implemented in a circuit advanced design system (ADS) and verified by the experimental dc and RF characterization of a G-FET (see Fig. 5 ). The G-FET fabrication process is the same as the method described in [7] . By the method described in the previous section, the model's parameters have been extracted and presented in Table I (W ch = 20 μm and L ch = 1 μm) with fitting parameters of m = 1, V 1 = 1/3 V, and V 2 = 1/4 V.
The measured G-FET drain-source resistance versus the fitted model is shown in Fig. 6 . The transconductance and I DS -V DS characteristic curves at different V gs are depicted in Figs. 7 and 8, respectively. As can be seen, the model is in good agreement with the measurement. For the I DS -V DS characterization, a pulsed I-V measurement was used to avoid the self-heating effect at high drain voltages [34] . The simulated voltage range has been extended beyond the experiment range in order to show the formation of the p-n junction along the channel. For example, at V GS − V Dirac = 2 V, when V DS reaches 2 V, a p-n junction starts to form.
Moreover, measured and modeled S-parameters are shown in Fig. 9 . The measurement is performed from 1 to 30 GHz with an Agilent PNA with on-wafer probing. As described in the previous section, for extracting the capacitors of the intrinsic device, the S-parameters of the G-FET biased at V GS = V Dirac are needed. At this bias point, g m = 0, and consequently, In order to investigate the model accuracy more in detail, a power spectrum analysis is performed. This is done by sweeping the gate bias voltage and superimposing a low-frequency (10-MHz) signal to the gate and by measuring the power spectrum at the drain. A harmonic balance analysis is used to Fig. 11 . Subharmonic G-FET mixer circuit [7] . simulate the power spectrum using the model. Fig. 10 demonstrates good agreement between the simulated and measured power spectrums up to the third harmonic. In addition, as it is shown in the first harmonic, there is no power gain in this G-FET.
V. DESIGN EXAMPLE
Here, we show how the model can be used for designing and analyzing a G-FET-based circuit. Fig. 11 shows the circuit schematic of a subharmonic resistive G-FET mixer [7] . The input-signal frequencies are 2 GHz (f RF ) and 1.01 GHz (f LO ), and the desired output-signal frequency (f IF = |f RF − 2 × f LO |) is 20 MHz. By running a harmonic balance loadpull simulation, the optimum RF and IF embedding impedance values for a given local oscillator (LO) power value P LO can be found. Fig. 12 depicts contour plots showing simulated conversion loss (CL) for RF and IF impedance levels at P LO = 15 dBm. The plot is achieved by the following steps. First, the global optimum embedding impedance values are estimated by sweeping one impedance (e.g., Z RF ) in the Γ plane while keeping the other impedance (e.g., Z IF ) at Z 0 = 50 Ω. Then, Fig. 13 shows Z RF,opt and Z IF,opt , the simulated and measured mixer CLs, versus P LO . There is good agreement between the measured and simulated CLs. The optimum impedance values are located near the real axis of the Γ plane; therefore, the real values are plotted. The optimum RF and IF embedding impedance values essentially coincide, and it is due to the low RF frequency. It can be seen that by using the optimum embedding impedance values at low P LO levels, a lower CL can be reached. In addition, it is seen that, at high P LO , the CL starts to increase. This is because at high P LO , the time duration of "OFF state" becomes much shorter than that of "ON state." In conventional subharmonic FET mixers, the device can be biased such that the time duration periods of the "ON state" and "OFF state" become close together, and consequently, the mixer CL monotonically increases by increasing P LO and saturates [35] , [36] . The demonstrated mixer exhibits a high CL, which is attributed to the low on-off current ratio ( 3) of the G-FET. Further simulation shows that, by utilizing a G-FET with an on-off ratio of 10-20 in the mixer, a CL of 15-17 dB is achievable [37] . A higher on-off ratio can be obtained by reducing the contact resistance levels, as well as by creating a band gap in the G-FET channel [38] .
VI. CONCLUSION
We have proposed and evaluated a closed-form large-signal model for the G-FETs. The model is semi-empirical and is derived for a single-layer zero-band-gap graphene. The model accepts different carrier mobility values for electrons and holes, and it can predict the asymmetric transfer characteristic of a G-FET. Using a semi-empirical approach reduces the complexity of the calculations and enables us to have an analytical model suitable for circuit-level simulations. The model has few fitting parameters, which can be straightforwardly extracted using a novel method. This new extraction method gives a more accurate estimation of the drain and source contact resistances than previously reported methods. The model is experimentally verified at dc and RF. The dc measurements agree well with the model and also the power spectrum analysis shows good agreement up to the third order. As a practical example for the model, a harmonic balance load-pull analysis is performed to extract the optimum embedding impedance values of a G-FET subharmonic mixer. In this case, the measured and simulated mixer CLs are compared, and the simulated result follows the measured data. This example shows how the model can be used to analyze and design G-FET circuits. For future model development, the effect of self-heating should be considered. Moreover, for ultrathin gate dielectrics, where the effect of the graphene quantum capacitance is no longer negligible, the model should be modified.
